论文部分内容阅读
采用TSMC 0.18μm CMOS混合信号1P6M工艺实现了一种应用于信号检测系统的低功耗Delta-Sigma调制器.该调制器采用单环积分器级联反馈(CIFB)结构降低了电路的复杂度,并采用Chopper-Stabilization技术降低了系统的直流失调和1/f噪声,提高了电路的低频特性.调制器采用1.8V电源电压,整体功耗仅为2mW,版图尺寸1.25×1.3mm2.仿真结果表明,该调制器在50kHz信号带宽范围内,可以达到92dB的信噪失真比,99.3dB的动态范围和15bits的有效位数,满足传感器信号检测系统的要求.
A low power Delta-Sigma modulator for signal detection system is realized by TSMC 0.18μm CMOS mixed-signal 1P6M technology.The circuit adopts single-loop integrator cascaded feedback (CIFB) structure to reduce the complexity of the circuit, The Chopper-Stabilization technique is used to reduce the DC offset and 1 / f noise of the system and improve the low frequency characteristics of the circuit. The modulator uses a 1.8V power supply with an overall power consumption of only 2mW and a layout size of 1.25 × 1.3mm2. The modulator achieves a signal-to-noise ratio of 92dB, a dynamic range of 99.3dB and an effective number of bits of 15bits within a signal bandwidth of 50kHz, meeting the requirements of the sensor signal detection system.