论文部分内容阅读
数字电子技术中,设计一个时序电路的关键是根据状态转换图求出其状态方程和触发器的激励方程.异步计数器电路中,各触发器的时钟端不是连接在一起的,因而,要想由状态转换图求出各个触发器对于各自本身时钟的状态方程是比较困难的.在一般的数字电路文献中给出了求解方法,但比较繁琐,也不容易掌握.笔者在分析异步计数器电路时,提出了时钟变量的概念和求解方法,并导出了以统一外时钟为基准的各触发器的状态方程.利用这种状
Digital electronic technology, the design of a timing circuit is based on the state transition diagram to find the equation of state and the trigger excitation equation asynchronous clock circuit, the flip-flop clock terminals are not connected together, and therefore, State transition diagram to find out the flip-flop for each of their own clock state equation is more difficult in the general digital circuit literature solution is given, but more complicated, it is not easy to grasp the author in the analysis of asynchronous counter circuit, The concept of clock variable and its solution method are proposed, and the state equations of each flip-flop based on unified external clock are derived.