论文部分内容阅读
基于0.18μm CMOS混合信号标准工艺,研究了一种抗单粒子数字单元的设计方法。采用的单粒子加固措施包括:在时序逻辑的电路结构中采用RC滤波结构;在版图结构中采用N+/P+保护环结构以及增加阱接触和衬底接触的通孔数目。以D触发器DFFX2为例,验证了其具有良好的单粒子加固性能。参照标准数字单元库设计流程,开发了一款抗单粒子数字单元库,并应用于高性能数据转换器项目中。
Based on the 0.18μm CMOS mixed-signal standard process, a design method of single-particle digital unit is studied. The adopted single-particle reinforcement measures include: RC filter structure in the circuit structure of sequential logic; N + / P + guard ring structure in the layout structure and the number of vias to increase contact between the well contact and the substrate. Take D flip-flop DFFX2 as an example, it is verified that it has a good single-particle reinforcement performance. With reference to the standard digital cell library design flow, an anti-single-particle digital cell library was developed and used in high performance data converter projects.