论文部分内容阅读
设计了一种低功耗宽锁定范围的注入锁定式2倍分频器。该分频器基于环形振荡器结构,能够产生正交混频器所需的正交本征信号。分频器的环形振荡器采用两级结构,而不是多级结构,降低了功耗。采用TSMC 0.18μm CMOS工艺进行电路和版图设计。寄生参数提取后的仿真结果表明,该分频器频率锁定范围为3~12GHz,在1.8V电源电压下的最大功耗仅为1.8mW,具有低功耗、宽锁定范围的特点。
A low-power, wide-lock injection-locked 2-fold divider is designed. The frequency divider is based on a ring oscillator architecture and is capable of generating the orthogonal eigen-signals required by the quadrature mixer. The frequency divider ring oscillator uses a two-stage structure, rather than multi-level structure, reducing power consumption. Using TSMC 0.18μm CMOS process for circuit and layout design. The simulation results of the parasitic parameter extraction show that the frequency divider frequency lock range of 3 ~ 12GHz, the maximum power consumption of only 1.8mW 1.8V power supply voltage, with low power consumption, wide range of locking characteristics.