论文部分内容阅读
An offset cancellation technique for a SAR(successive approximation register) ADC switched-capacitor comparator is described.The comparator is designed with a pre-amplifying and regenerative latching structure and realized in 0.18μm CMOS.With the first stage preamplifier offset cancellation and low offset regenerative latching approach,the equivalent offset of the comparator is reduced to < 0.55 mV.By using the pre-amplifying and regenerative latching comparison mode the comparator exhibits low power dissipation.Under a 1.8 V power supply,with a 200 kS/s ADC sampling rate and 3 MHz clock frequency,a 13-bit comparison resolution is reached and less than 0.09 mW power dissipation is consumed.The superiority of this comparator is discussed and proved by the post-simulation and application to a 10 bit 200 kS/s touch screen SAR A/D converter.
An offset cancellation technique for a SAR (following approximation register) ADC switched-capacitor comparator is described. The comparator is designed with a pre-amplifying and regenerative latching structure and realized in 0.18 μm CMOS.With the first stage preamplifier offset cancellation and low offset regenerative latching approach, the equivalent offset of the comparator is reduced to <0.55 mV.By using the pre-amplifying and regenerative latching comparison mode the comparator exhibits low power dissipation. Unders a 1.8 V power supply, with a 200 kS / s ADC sampling rate and 3 MHz clock frequency, a 13-bit comparison resolution is reached and less than 0.09 mW power dissipation is consumed. Superiority of this comparator is discussed and proved by the post-simulation and application to a 10 bit 200 kS / s touch screen SAR A / D converter.