论文部分内容阅读
可配置逻辑技术方面的新进展能为直接以数字式硬件实现图象和信号处理算法提供足够的处理密度和带宽.本研究证明了在航空电子信号处理应用中使用外场可编程门阵列(FPGA)实现高速特定算法处理结构的可行性.由FPGA构成的结构能为取代定制硬连线预处理机提供一种价廉而灵活的替代方案,并为取代大规模并行处理机(SIMD及MIMD机)提供了一种成本更低、体积更小的替代方案.要求每秒处理几亿次操作的各算法段已变换为一个FPGA器件.这种技术最终可以满足雷达和通信处理以及图象增强应用方面的一系列处理要求.应用可配置逻辑器件可以实现能有效地计算低层次算法功能(即算法段)的处理结构.为实现几个算法段而重构FPGA,类似于在传统的处理机中选取几个子程序来构成一套软件算法,因为不需修改硬件就可以完成.可以从文件库中选择相应于各算法段的特定结构配置,并立即配置硬件以实现也可用软件实现的相同算法,但处理性能却大为增强(典型地提高2个数量级).例如,该处理结构可被重构来实现5×5滤波器窗口的算法段.代替3×3窗口算法,或用形态滤波器算法段代替中值滤波器段.
Recent advancements in configurable logic technology provide sufficient processing density and bandwidth for direct digital image processing algorithms and signal processing algorithms.This study demonstrates the use of field programmable gate arrays (FPGAs) in avionics signal processing applications, To realize the feasibility of high-speed algorithm-specific processing structure.The FPGA structure can provide a cheap and flexible alternative to replace the custom hardwired preprocessor, and to replace the large-scale parallel processor (SIMD and MIMD machine) Provides a lower cost, smaller alternative, requiring algorithmic segments that process hundreds of billions of operations per second to be converted into an FPGA device that ultimately meets radar and communications processing and image enhancement applications A series of processing requirements.Application of configurable logic device can be achieved can effectively calculate the low-level algorithm function (ie, the algorithm section) of the processing structure for the realization of several algorithm segments and reconstruction FPGA, similar to the traditional processor selection Several subroutines form a set of software algorithms, because you do not need to modify the hardware can be completed from the file library can be selected corresponding to each algorithm segment specific Structure configuration and immediately configure the hardware to implement the same algorithm that can also be implemented in software but with greatly enhanced processing performance (typically by 2 orders of magnitude) For example, the processing structure can be reconfigured to implement a 5x5 filter window Instead of a 3x3 window algorithm, or a morphological filter algorithm section instead of the median filter section.