论文部分内容阅读
A 10 bit 80 MSPS analog to digital converter optimized for WLAN analog front end is presented.In contrast to conventional 1.5 bit pipeline architecture,four optimized multi-bit multiply digital to analog converter stages are implemented.An on-chip low-noise reference buffer is proposed for SoC integration purposes,and a wide-bandwidth wide swing sample and hold amplifier is also presented for achieving a good dynamic range.The converter was fabricated in 0.18μ1P6M CMOS technology,and the core area occupies approximately 0.85 mm~2. Measured results show that with an 11 MHz input signal,it provides a 9.4 bit effective number of bits and a 72 dBc spurious frequency dynamic range when sampled at 80 MHz.
A 10 bit 80 MSPS analog to digital converter optimized for WLAN analog front end is.In contrast to conventional 1.5 bit pipeline architecture, four optimized multi-bit multiply digital to analog converter stages are implemented. On-chip low-noise reference buffer is proposed for SoC integration purposes, and a wide-bandwidth wide swing sample and hold amplifier is also presented for achieving a good dynamic range. The converter was fabricated in 0.18μ1 P6M CMOS technology, and the core area occupies approximately 0.85 mm ~ 2. results show that with an 11 MHz input signal, it provides a 9.4 bit effective number of bits and a 72 dBc spurious frequency dynamic range when sampled at 80 MHz.