论文部分内容阅读
介绍了一种基于FPGA的可编程SONET OC-192 10Gbit/s伪随机序列发生器和比特间插入奇偶校验码BIP-8的误码测试仪.该误码测试仪为并行反馈结构,可生成PRBS序列长度为27-1,210-1,215-1,223-1和231-1,通过SFI-4接口,采用10Gbit/s收发一体光模块,其工作速率可达10Gbit/s.在OC-192帧同步调整电路中,采用STM-64/OC192二分查找法的帧同步法,显著提高了帧同步速度并减少了帧同步逻辑的复杂度.该系统可作为一种低成本的测试仪评估OC-192设备与器件,以取代昂贵的商用PRBS测试仪.
This paper introduces a programmable SONET OC-192 10Gbit / s pseudo-random sequence generator based on FPGA and a BER tester with bit-parity BIP-8 inserted between bits.The BER tester is a parallel feedback structure and can generate PRBS sequence length of 27-1,210-1,215-1,223-1 and 231-1, through the SFI-4 interface, the use of 10Gbit / s transceiver optical transceiver module, the operating rate of up to 10Gbit / s. OC-192 frame synchronization adjustment circuit , The frame synchronization method using the STM-64 / OC192 binary search method significantly improves the frame synchronization speed and reduces the complexity of the frame synchronization logic, which can be used as a low cost tester to evaluate OC-192 devices and devices , To replace the expensive commercial PRBS tester.