论文部分内容阅读
侧信道分析方法已成为不同类型密码芯片的主要威胁,现有国际上及国内针对侧信道分析提出的测试平台主要基于智能卡和FPGA芯片两种,且这些测试平台只针对某种特定芯片进行安全性测试。面对软件、硬件及软硬件协同的密码芯片设计,文中提出一种基于SOPC芯片的侧信道测试平台,可以同时在一块芯片上模拟以上三种类型的密码芯片设计,极大降低了测试成本。同时,文中针对AES加密算法,对软件、硬件及软硬件协同设计下的密码实现安全性进行较详细分析,其分析结果对密码芯片设计者是一个有力的辅助。
The side channel analysis method has become a major threat to different types of cryptographic chips. Currently, the testing platforms proposed for international and domestic side-channel analysis are mainly based on two types of smart cards and FPGA chips, and these test platforms only provide security for a specific chip test. In the face of software, hardware and hardware and software co-design of the cryptographic chip, a side channel test platform based on the SOPC chip is proposed in this paper, which can simultaneously simulate the above three types of cryptographic chip designs on a single chip, greatly reducing the testing cost. At the same time, aiming at the AES encryption algorithm, this paper analyzes the security of the password under the collaborative design of software, hardware and software and hardware. The analysis result is a powerful assistant to the designer of the cryptographic chip.