论文部分内容阅读
本文介绍３２位微处理器芯片的行为设计和行为模拟。按照自顶向下的设计原则，在芯片的上层设计阶段，采用了标准的硬件描述语言ＶＨＤＬ建立了该芯片的行为模型，并以此为基础建立了该芯片的行为级虚拟机环境。通过对该虚拟机的调试，完成了该芯片内部组织结构和微程序的正确性验证。
This article describes the behavior of 32-bit microprocessor chip design and behavior simulation. According to the top-down design principle, a behavioral virtual machine environment of the chip is established based on the chip’s behavior model using the standard hardware description language VHDL in the upper design phase of the chip. Through the debugging of the virtual machine, the verification of the correctness of the internal organization structure and microprogram of the chip is completed.