论文部分内容阅读
Advances in VLSI technology have enabled the implementation of complex digital circuits in a single chip,reducing system size and power consumption. In deep submicron low power CMOS VLSI design,the main cause of energy dissipation is charging and discharging of internal node capacitances due to transition activity.Transition activity is one of the major factors that also affect the dynamic power dissipation. This paper proposes power reduction analyzed through algorithm and logic circuit levels. In algorithm level the key aspect of reducing power dissipation is by minimizing transition activity and is achieved by introducing a data coding technique. So a novel multi coding technique is introduced to improve the efficiency of transition activity up to 52.3% on the bus lines,whichwillautomaticallyreducethedynamicpowerdissipation.Inaddition,1 bitfulladdersareintroducedin the Hamming distance estimator block,which reduces the device count. This coding method is implemented using Verilog HDL. The overall performance is analyzed by using Modelsim and Xilinx Tools. In total 38.2% power saving capability is achieved compared to other existing methods.
Advances in VLSI technology have enabled the implementation of complex digital circuits in a single chip, reducing system size and power consumption. In deep submicron low power CMOS VLSI design, the main cause of energy dissipation is charging and discharging of internal node capacitances due to transition activity.Transition activity is one of the major factors that also affect the dynamic power dissipation. This paper proposes power reduction analyzed through algorithm and logic circuit levels. In algorithm level the key aspect of reducing power dissipation is by minimizing transition activity and is achieved by introducing a data coding technique. So a novel multi coding technique is introduced to improve the efficiency of transition activity up to 52.3% on the bus lines, whichwillautomaticallyreducethedynamicpowerdissipation.Inaddition, 1 bitfulladdersareintroducedin the Hamming distance estimator block, which reduces the device count. This coding method is implemented using Verilog HD L. The overall performance is analyzed by using Modelsim and Xilinx Tools. In total 38.2% power saving capability is achieved compared to other existing methods.