论文部分内容阅读
A 1-V third order one-bit continuous-time (CT) Σ△ modulator is presented.Designed in the SMIC mixedsignal 0.13-μm CMOS process,the modulator utilizes active RC integrators to implement the loop filter.An efficient circuit design methodology for the CT Σ? modulator is proposed and verified.Low power dissipation is achieved through the use of two-stage class A/AB amplifiers.The presented modulator achieves 81.4-dB SNDR and 85-dB dynamic range in a 20-kHz bandwidth with an over sampling ratio of 128.The total power consumption of the modulator is only 60 μW from a 1-V power supply and the prototype occupies an active area of 0.12 mm 2.
A 1 -V third order one-bit continuous-time (CT) Σ Δ modulator is presented in .Designed in the SMIC mixedsignal 0.13-μm CMOS process, the modulator accessible active RC integrators to implement the loop filter. An efficient circuit design methodology for the CT Σ modulator is proposed and verified. Low power dissipation is achieved through the use of two-stage class A / AB amplifiers. The presented modulator achieves 81.4-dB SNDR and 85-dB dynamic range in a 20-kHz bandwidth with an over sampling ratio of 128. The total power consumption of the modulator is only 60 μW from a 1-V power supply and the prototype occupies an active area of 0.12 mm 2.