论文部分内容阅读
提出一种适合心电信号检测的低压、低功耗、低噪声、高共模抑制比的差分差值斩波前置放大器,包括偏置电路、主放大电路和时钟产生电路,其中,时钟产生电路包括张弛振荡器和两相非交叠时钟产生电路。该放大器采用斩波技术减小了低频1/f噪声,采用差分差值输入、交叉耦合结构增加了共模抑制比,采用T型电容反馈减小了芯片面积,优化了放大器性能。芯片采用SMIC0.18μm 1P6M CMOS工艺设计,使用PSS,PAC,PNOISE进行仿真分析。结果表明,放大器在1.8V电源电压下,静态电流为35μA,闭环增益为40.6dB,共模抑制比为115dB,输入等效噪声仅为950nV(rms)(0.01~100Hz),适用于心电信号检测领域。
A differential differential chopper preamplifier with low voltage, low power consumption, low noise and high common-mode rejection ratio suitable for ECG detection is proposed, which includes a bias circuit, a main amplifier circuit and a clock generator circuit. The clock generator The circuit includes a relaxation oscillator and a two-phase non-overlapping clock generation circuit. The amplifier uses chopper technology to reduce the low-frequency 1 / f noise, the use of differential input differential, cross-coupled structure increases the common mode rejection ratio, the use of T-type capacitor feedback to reduce the chip area, optimizing the amplifier performance. Chip using SMIC0.18μm 1P6M CMOS process design, the use of PSS, PAC, PNOISE simulation analysis. The results show that the amplifier has a quiescent current of 35μA at 1.8V, a closed loop gain of 40.6dB, a common mode rejection ratio of 115dB and an input equivalent noise of only 950nV (rms) (0.01 ~ 100Hz) for ECG signals Detection area.