论文部分内容阅读
A novel DSP to ASIC (Application Specific Integrated Circuit) architecture desig n methodology is presented in this paper for reducing power/area consumption. Traditional methods always focus on optimizing hardware structure or algorithm sep arately. The