论文部分内容阅读
为了实现电感-电容压控振荡器(LC VCO)的全集成和小面积,同时使其振荡频率具有较宽的可调范围和较低的相位噪声,采用差分有源电感和Q值增强共源共栅电路结构,对LC VCO进行设计。采用差分有源电感代替螺旋电感,减小了芯片面积,并利用有源电感的可调性,增大了振荡频率的可调范围。采用Q值增强共源共栅电路结构,增加了LC VCO的输出功率和Q值,进而减小了相位噪声。基于TSMC 0.18μm RF CMOS工艺,采用Cadence仿真工具对LC VCO进行仿真验证。结果表明,LC VCO振荡频率的可调范围高达129%,在偏离最大振荡频率1MHz处,最低相位噪声为-121.4dBc/Hz,直流功耗为11mW,优值FOMT(考虑到调谐范围)为-193.6dBc/Hz。
In order to realize the full integration and small area of the LC-VCO, and at the same time to make the oscillation frequency have a wider adjustable range and lower phase noise, a differential active inductor and a Q-source are used to enhance the common source Common-gate circuit structure, the LC VCO design. The use of differential active inductor instead of spiral inductor, reducing the chip area, and the use of adjustable inductance of the inductance increases the adjustable range of oscillation frequency. The Q value is used to enhance the cascode circuit structure, which increases the output power and the Q value of the LC VCO, thereby reducing the phase noise. Based on the TSMC 0.18μm RF CMOS process, the Cadence simulation tool is used to simulate the LC VCO. The results show that the LC VCO oscillation frequency can be adjusted up to 129%. The minimum phase noise is -121.4dBc / Hz at 1MHz deviation from the maximum oscillation frequency and the DC power dissipation is 11mW. The optimal FOMT (considering the tuning range) 193.6dBc / Hz.