论文部分内容阅读
本文介绍了一种基于优化技术的单元级模拟集成电路综合方法,该方法采用模拟退火法同时进行拓扑选择和器件尺寸优化,克服了"两步模式"所固有的弊端,本文还构造了一种迭代策略以减小模拟退火法的计算量,按该方法开发的综合器能很好地完成单管放大器、电流镜、运算放大器、模拟乘法器、开关电源控制器等模拟集成电路单元的自动综合.
In this paper, a synthesis method based on optimization techniques for cell-level analog integrated circuits is introduced. Simulated annealing method is used to select topologies and optimize device size simultaneously. This method overcomes the drawbacks inherent in “two-step mode” The iterative strategy is to reduce the computational complexity of the simulated annealing method. The synthesizer developed by this method can be used to automate the synthesis of analog ICs such as single-tube amplifier, current mirror, operational amplifier, analog multiplier and switching power supply controller .