论文部分内容阅读
在介绍译码器工作原理的基础上,介绍了用VHDL语言实现译码器的设计方案,给出了用VHDL语言实现译码器的源程序,并用Max+plusII工具软件对其进行了模拟仿真验证。
Based on the introduction of the working principle of the decoder, the design scheme of the decoder in VHDL is introduced, and the source program of the decoder in VHDL is given. The simulation program is implemented with Max + plusII software verification.