论文部分内容阅读
当设计变得更加复杂的时候,使用高水平的抽象硬件描述语言会使你的设计变得更加有效,例如VHDL,就是一种经常被使用进行大规模设计的工具。产品开发时间,产品灵活性和复杂的设计要求促使电子工程师采用VHDL语言进行产品设计。采用VHDL进行硬件设计的一大优点是设汁的抽象性。使用HDL(硬件描述语言)进行逻辑设计,例如像VHDL,提高了生产能力,这是因为它允许你使用逻辑操作和逻辑行为进行设计而不是使用传统的设计方法,如使用逻辑门和线绘制电路原理图。
When the design becomes more complex, using a high level of abstraction hardware description language will make your design more efficient, such as VHDL, a tool that is often used for large-scale design. Product development time, product flexibility, and complex design requirements drive electronic engineers to design products in VHDL. A major advantage of using VHDL for hardware design is the abstraction of the juice. Logic design using HDL (Hardware Description Language), such as VHDL, increases productivity because it allows you to design using logical operations and logical behaviors rather than using traditional design methods such as using logic gates and line drawing circuits Schematic.