论文部分内容阅读
Charge trapping characteristics of the metal-insulator-silicon (MIS) capacitors with Si02/HfO2/AlO3 stacked dielectrics are investigated for memory applications.A capacitance-voltage hysteresis memory window as large as 7.3 V is achieved for the gate voltage sweeping of ±12 V,and a fiat-band voltage shift of 1.5 V is observed in terms of programming under 5 V and I ms.Furthermore,the time- and voltage-dependent charge trapping characteristics are also demonstrated,the former is related to charge trapping saturation and the latter is ascribed to variable tunnelling barriers for electron injecting and discharging under different voltages.