论文部分内容阅读
The new encoding tools of high efficiency video coding (HEVC) make the interpolation operation more complex in motion compensation (MC) for better video compression,but impose higher requirements on the computational efficiency and control logic of the hardware architecture.The reconfigurable array processor can take into consideration both the computational efficiency and flexible switching of algorithms very well.Through mining the data dependency and parallelism among interpolation operation,this paper presents a parallelization method based on the dynamic reconfigurable array processor proposed by the project team.The number of pixels loaded from the external memory is reduced significantly,by multiplexing the common data in the previous reference block and the current reference block.Flexible switching of variable block operation is realized by using dynamic reconfiguration mechanism.A 16 × 16 processor element (PE)\'s array is used to dynamically process a 4 × 4-64 × 64 block size.The experimental results show that,the reference block update speed is increased by 39.9％.In the case of an array size of 16 PEs,the number of pixels processed in parallel reaches 16.