A Survey: FPGA-Based Dynamic Scheduling of Hardware Tasks

• 作 者: LI Tianyang ZHANG Fan GUO Wei SUN Mingqian CHEN Li
• 机 构: PLA Strategic Support Force Information Engineering University,Zhengzhou 450002,China;National Digit
• 出 处: 电子学报（英文版）
• 发表日期: 2021年6期
• 关键词: Field programmable gate array Task scheduling Optimization Resource management D

To meet the increasing computing needs of various application fields, Field programmable gate array (FPGA) has been widely deployed. In FPGA-based processing, hardware tasks can be better accelerated by allocating appropriate computing resources. Therefore, FPGA-based hardware task scheduling has become one of the mainstream research directions in academia and industry. However, the optimization objectives of existing FPGA-based hardware task scheduling methods are relatively scattered. In this regard, this paper summarizes the research status of hardware task dynamic scheduling from the three essential elements of FPGA processing: time, resources, and power consumption. This paper analyzes, sorts out, categorizes the ideas and implementations of various scheduling methods and analyzes and evaluates optimization effects of various scheduling methods from multiple dimensions. Then, the shortcomings of the existing methods are summarized and some practical applications are introduced. Finally, the research direction of task scheduling based on FPGA is prospected and summarized.