论文部分内容阅读
介绍一种新型的全数字触发器，它突破 8位单片机位数的局限，提出的三个 32位的 FIFO寄存器，与同步中断信号有机配合，降低了对硬件的要求，又减少了移相定时过程占用 CPU的时间 .经实验运行表明，该触发器结构简单，算法快捷，运行可靠，可满足高精度晶闸管变流系统的要求 .
A new all-digital flip-flop is introduced, which breaks through the limitations of 8-bit single-chip microcomputer. The three 32-bit FIFO registers are proposed to cooperate with the synchronous interrupt signal to reduce the hardware requirements and reduce the phase shift timing The process takes CPU time.Experimental operation shows that the trigger structure is simple, fast algorithm, reliable operation, to meet the requirements of high-precision thyristor converter system.