论文部分内容阅读
系统设计人员经常在探索使用各种方法来满足日益增长的高工作速度的需求.一种看来似乎显而易见的答案就是使用较快的逻辑电路,但是CMOS逻辑本身有时不能按所要求的时钟速度运行.那些使用门阵列和标准单元库的设计人员常常要另外增加SRAM块用作缓冲器、FIFO寄存器和双端口存储器.这可使他们增强系统体系结构,提高系统速度.但是,在FPGA中实施成千上万位的存储器,不是大大减少可用的门数,就是效率低下,以致不能将FPGA逻辑用于大量存储器.最近,几家基于SRAM的FPGA供应商已把额外的SRAM加到其阵列中,从而使它们能取代掩模门阵列或基于单元的门阵列.事实上,Actel公司的设计人员还增加了存储器.就这家公司而言,它是把存储器加到做在0.6μm双
System designers are often exploring the need to use a variety of methods to meet the ever-increasing demands for high speed. One seemingly obvious answer is to use faster logic, but sometimes the CMOS logic itself can not run at the required clock speed Designers using gate arrays and standard cell libraries often have additional SRAM blocks to use as buffers, FIFO registers, and dual-port memories, which allows them to enhance the system architecture and speed up the system, but implemented in FPGAs as Thousands of thousands of bits of memory are not being drastically reduced in the number of gates available, or inefficient enough to use FPGA logic for mass storage.Recently, several SRAM-based FPGA vendors have added extra SRAM to their arrays, So that they can replace the mask gate array or cell-based gate array.In fact, Actel’s designers also added memory for the company, it is to add memory to do in 0.6μm double