System Design Methodologies for System on Chip and Embedded Systems

来源 :第二届中国国际集成电路研讨会 | 被引量 : 0次 | 上传用户:tkxj501
下载到本地 , 更方便阅读
声明 : 本文档内容版权归属内容提供方 , 如果您对本文有版权争议 , 可与客服联系进行内容授权或下架
论文部分内容阅读
Design exploration at the system level is still much of an art: design methodologies exist that help the system architect to transform high-level models to a system description that can be implemented on a SoC or embedded system. The EDA market however is still reluctant to support these methodologies in their tool chain, very often because most solutions are specific for a certain application family. System architects tend to use their own (undocumented) box-of-tricks to achieve the desired results. At IMEC we have a research tradition on application specific system design methodologies, in order to better understand and control the process of system refinement to an efficient and feasible implementation. In this paper an overview will be given of the results that have been obtained up to now, and the roadmap will be given of the challenges that lay ahead.
其他文献
由于在电子行业中要减少并最终完全消除铅,已应用了几十年的锡铅电镀将被取代。无铅纯锡电镀由于具有成本低、可焊性好、与现有工艺相容及便于应用等优点,因而将是锡铅电镀重要的替代工艺。本文论述了在IC制造业采用纯锡作为可焊性镀层的合理性和可行性。
用于越来越复杂的汽车应用的集成电路带来了特殊的测试要求。用于不同应用的先进IC,如高度集成的自动刹车系统(ABS)和气囊控制器组合有高电压数字通道,较高的VI源要求和精密时序能力。本文概述汽车IC的关键趋势,这些趋势强化了汽车IC测试的特殊需求。并将描述为满足新出现的对灵活性、性能和成本效益方面的需求所需的新型管脚电子结构。
本文对气密性封装中键合引线的强度,包括影响键合引线抗拉强度的因素,恒定加速度,热循环,振动和冲击试验对引线可能造成的影响进行了简要的分析。在键合强度测试以及封装设计中充分考虑以上因素的影响将有利于减少元器件由于键合引线所造成的失效。
A novel polishing head was developed. It is verified that this head is suitable for low pressure polishing; linearity of the pressure down to 0.2psi and its repeatability during 15days were confirmed
The technologies of poto and laser lithography are widely used in IC production of different complexity,in semiconductor devicesproduction and also in production of hybrid circuits and precise circuit
仿真计算模型在半导体工业中还算是一门新兴技术。IC的发明是在1959年,1961年开始商业出售。但是直到1977年才出现第一个商业用仿真模型。仿真模型则是出现在198x年。在这些工具出现后的几十年中,它们逐步由半导体生产加工特有的工具扩展成为决定半导体投资财务分析中必不可少的工具。以下论文概述了作者是如何利用Factory Commander(r)对半导体工业进行投资和管理决策进行帮助。这种工具可
Positioned between front-end and back-endprocessing in semiconductor manufacturing, waferback-side grinding,the core of chip thinning, hasnot been considered much important. This articleintroduces th
In this paper, we discuss photomask technology developments to meet the requirements of advanced IC manufacturing effectively and economically. We concentrate our discussions in the following three ar
市场和竞争推动着嵌入式系统迅速发展,并对嵌入式系统的开发提出更高更多的要求,集中表现在性能、成本、开发周期三个方面。作为嵌入式设备的“心脏”的单片机系统,其开发必须面对高性能,降低成本,缩短开发周期的市场要求。本文针对目标市场而设计的EPSON S1C33 32位单片机,就从SOC系统级IC设计到完全解决方案进行简述。
本文介绍了在Riviera-IPT环境中进行基于ARM设计验证所必需的技术背景。主要讨论包括关于嵌入式系统的验证、ARM结构体系的基本描述;最后将介绍为完成基于ARM的嵌入式系统验证所创建的一个Riviera-IPT专用版本。